PATENT

This listing of claims will replace all prior versions, and listings of claims in the application:

Listing of Claims:

E

Claims 1-32. (canceled)

Claim 33. (currently amended) A method of multiplexing signals onto an interconnect line comprising:

enabling a first tristate driver having first and second driver transistors, an input coupled to a first logic element and an output directly connected to the interconnect line, such that a first signal is driven from the first logic element onto the interconnect line using the first tristate driver;

dynamically tristating the first tristate driver; and

dynamically enabling a second tristate driver having third and fourth driver transistors, an input coupled to a second logic element and an output directly connected to the interconnect line, such that a second signal is driven from the second logic element onto the interconnect line using the second tristate driver,

wherein the first tristate driver is dynamically tristated using a third logic element.

Claim 34. (previously added) The method of claim 33 further comprising: dynamically tristating the second tristate driver.

Claim 35. (previously added) The method of claim 33 wherein the first tristate driver is dynamically tristated without reconfiguring a memory cell.

Claim 36. (previously added) The method of claim 35 wherein the second tristate driver is dynamically enabled without reconfiguring a memory cell.

Claim 37. (previously added) The method of claim 33 wherein the first tristate driver is dynamically tristated using a first tristate control circuit.

PATENT

Claim 38. (previously added) The method of claim 37 wherein the second tristate driver is dynamically enabled using a second tristate control circuit.

Claim 39. (canceled)

Claim 40. (currently amended) The method of claim 39 33 wherein the second tristate driver is dynamically enabled using a fourth logic element.

Claims 41-47 (canceled)

Claim 48. (previously amended) A programmable logic integrated circuit comprising:

a first programmable interconnect bus;

a first plurality of logic elements configurable to perform logical functions;

a plurality of tristate devices coupled between the first plurality of logic elements and the first programmable interconnect bus;

a dedicated tristate device having an input coupled to the first programmable interconnect bus;

a second programmable interconnect bus coupled to an output of the dedicated tristate device;

a second plurality of logic elements configurable to perform logical functions and coupled to the second programmable interconnect bus;

a plurality of programmable memory cells coupled to the plurality of tristate devices to programmably enable and programmably tristate the plurality of tristate devices; and tristate control logic having outputs coupled only to the plurality of tristate

devices to dynamically enable and dynamically tristate the plurality of tristate devices.

Claim 49. (previously added) The integrated circuit of claim 48 wherein the tristate control logic is programmably coupled to signals on the programmable interconnect bus for controlling the states of the plurality of tristate devices.



PATENT

() XX

Claim 50. (previously added) The integrated circuit of claim 48 wherein one of the plurality of logic elements is coupled through one of the plurality of tristate devices through the programmable interconnect bus to another one of the plurality of logic elements.

Claim 51. (previously added) The integrated circuit of claim 48 wherein the tristate control logic comprises a logic element.

Claim 52. (currently amended) A programmable logic integrated circuit comprising:

a first logic element having a first output;

a first tristate driver having a first enable input, a second enable input, a second output, and a first input coupled to the first output;

a first programmable memory cell coupled to the first enable input;

a second logic element coupled to the second enable input;

a third logic element having a third output;

a second tristate driver having a third enable input, a fourth output, and a second input coupled to the third output;

a second programmable memory cell coupled to the third enable input; and an interconnect line coupled to the second output and the fourth output,

wherein the interconnect line is not coupled to the second input and the fourth input output by a programmable connection, and the second logic element may dynamically tristate tristates and dynamically enable enables the first tristate driver.

Claim 53. (previously added) The integrated circuit of claim 52 wherein the interconnect line is a vertical conductor.

Claim 54. (previously added) The integrated circuit of claim 52 wherein the interconnect line is in a tristate bus.

Claim 55. (previously added) The method of claim 33 wherein the first tristate driver is dynamically tristated without writing to a memory cell.

PATENT

ix is

Claim 56. (previously amended) An integrated circuit comprising:

a first logic element having an output

a first tristate driver having an input coupled to the output of the first logic element, and an output;

a second logic element having an output;

a second tristate driver having an input coupled to the output of the second logic element, and an output;

a first interconnect bus coupled to the output of the first tristate driver and coupled to the output of the second tristate driver;

a second interconnect bus;

a third tristate driver having an input coupled to the first interconnect bus and an output coupled to the second interconnect bus;

third and fourth logic elements having inputs coupled to the second interconnect bus.

wherein the first tristate driver, the second tristate driver, and the third tristate driver are dynamically tristated and enabled.


Claim 57. (previously added) The integrated circuit of claim 56 wherein the first tristate driver is dynamically tristated without writing to a memory cell.

Claim 58. (currently amended) An integrated circuit comprising:

a first tristate driver coupled between a first logic element and a first interconnect line;

an output enable generation circuit coupled to the first interconnect line; and
a second tristate driver switch coupled between a second logic element and a
second interconnect line, wherein a control input of the second tristate driver switch is coupled to
the output enable generation circuit.

Claim 59. (canceled)



PATENT

E Const

Claim 60. (currently amended) The integrated circuit of claim 59 <u>58</u> wherein the first tristate driver and the second tristate driver switch may be are dynamically tristated and enabled.

Claim 61. (currently amended) The integrated circuit of claim 60 wherein the first tristate driver and the second tristate driver switch are dynamically tristated without writing to a memory cell.